

# Wide Vin 50V Non-synchronous Boost/Flyback/SEPIC Controller **DESCRIPTION**

## **FEATURES**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified with the Following Results:
  - Device Temperature Grade 1: -40°C to 125°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level H2
  - Device CDM ESD Classification Level C3B
- Wide Input Voltage Range: 3.1V-50V
- Low Shutdown Current 3.9uA
- Low Quiescent Operating Current: 415uA
- +/- 1.5% Feedback Reference Voltage
- Adjustable Switching Frequency: 100kHz to 2.2MHz
- External Frequency Synchronic
- **External Compensation**
- Pulse Skipping Mode
- Supports additional Slope Compensation
- 14ms Internal Soft-start Time
- Integrated Protection Feature
  - Constant Peak-Current Protection Threshold Over Input Voltage
  - **Output Overvoltage Protection**
  - Adjustable Under-voltage Lockout
  - Thermal Shutdown Protection: 165°C
- MSOP-10L(3mm\*3mm)

## APPLICATIONS

- Multi-output Flyback
- **LED Bias Supply**
- Portable Speaker Supply
- Battery Powered Boost/Flyback/SEPIC application

# The SCT81624Q device is a wide input, non-


synchronous boost controller. The device can be used in Boost, SEPIC and Flyback converters.

The switching frequency of the SCT81624Q device can be adjusted to any value between 100kHz and 2.2MHz by using a single external resistor or by synchronizing it to an external clock. Current mode control provides superior bandwidth and transient response in addition to cycle-by-cycle current limiting. Current limit is adjustable through an external resistor.

The SCT81624Q device has built-in protection features such as thermal shutdown, short-circuit protection and overvoltage protection. Power-saving shutdown mode reduces the total supply current to 3.9 µA. Integrated current slope compensation simplifies the design and, if needed for specific applications, can be increased using a single resistor.

The device is available in a MSOP-10L(3mm\*3mm) Package.

## TYPICAL APPLICATION





## SCT81624Q

## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version

Revision 1.0: Released to market

Revision 1.1: Update Absolute Maximum Ratings

## **DEVICE ORDER INFORMATION**


ORDERABLE DEVICE	PACKAGING TYPE	STANDARD PACK QTY	PACKAGE MARKING	PINS	PACKAGE DESCRIPTION	MSL
SCT81624QMRDR	Tape & Reel	4000	1624Q	10	MSOP-10L	3

#### ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted<sup>(1)</sup>

DESCRIPTION	MIN	MAX	UNIT
VIN, UVLO_EN	-0.3	62	V
VCC, DR (DC voltage)	-0.3	6.6	V
VCC, DR (Transient for <20ns)	-1.0	7.0	V
ISEN, COMP, FB, FA/SYNC/SD	-0.3	5.5	V
Peak Driver Output Current		1 <sup>(2)</sup>	Α
Junction temperature <sup>(2)</sup>	-40	150	°C
Storage temperature T <sub>STG</sub>	-65	150	°C

## PIN CONFIGURATION



Top View: 10-Lead Plastic MSOP 3mmx3mm

(2) Guaranteed by design, not tested in productions.

## PIN FUNCTIONS

NAME	NO.	DESCRIPTION
ISEN	1	Current sense input pin. Connect to the positive side of the current sense resistor through a short path.
UVLO_EN	2	Undervoltage lockout programming pin. The converter start-up and shutdown levels can be programmed by connecting this pin to the supply voltage through a resistor divider. This pin must not be left floating. Connect to VIN pin if not used.
COMP	3	Output of the internal transconductance error amplifier. Connect the loop compensation components between this pin and ground.
FB	4	Inverting input of the error amplifier. Connect a voltage divider from the output to this pin to set output voltage. The device regulates FB voltage to the internal reference value of 1.275V typical.
AGND	5	Analog ground pin.
FA/SYNC/SD	6	Switching frequency setting pin. The switching frequency is programmed by a single resistor between this pin and AGND.  The internal clock can be synchronized to an external clock. A high level on this pin for ≥ 30 µs will turn the device off and the device will then draw 3.9 µA from the supply typically.



2 For more information <a href="https://www.silicontent.com">www.silicontent.com</a> © 2025 Silicon Content Technology Co., Ltd. All Rights Reserved

Product Folder Links: SCT81624Q

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

<sup>(3)</sup> The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 170°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

## **PIN FUNCTIONS (continued)**

NAME	NO.	DESCRIPTION
PGND	7	Power ground pin.
DR	8	N-channel MOSFET gate drive output. Connect directly to the gate of the N-channel MOSFET through a short, low inductance path.
VCC	9	Output of the internal VCC regulator and supply voltage input of the MOSFET driver. Connect a ceramic bypass capacitor from this pin to PGND.
VIN	10	Power supply input pin.

## RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	3.1	50	V
V <sub>CC</sub>	VCC voltage range	3.1	6.1	V
TJ	Operating junction temperature	-40	125	°C

## **ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>ESD</sub>	Human Body Model(HBM), per AEC-Q100-002	-2	+2	kV
	Charged Device Model(CDM), per AEC-Q100-011	-1	+1	kV

## THERMAL INFORMATION

PARAMETER	THERMAL METRIC	MSOP-10	UNIT
R <sub>0JA</sub>	Junction to ambient thermal resistance <sup>(1)</sup>	142.3	
R <sub>0</sub> JC (top)	Junction to case (top) thermal resistance <sup>(1)</sup>	64.6	°C/W
R <sub>θ</sub> ЈВ	Junction to board thermal resistance <sup>(1)</sup>	97.3	

(1) SCT provides  $R_{\theta JA}$  and  $R_{\theta JC}$  numbers only as reference to estimate junction temperatures of the devices.  $R_{\theta JA}$  and  $R_{\theta JC}$  are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT81624Q is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT81624Q. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual  $R_{\theta JA}$  and  $R_{\theta JC}$ .



# **SCT81624Q**

## **ELECTRICAL CHARACTERISTICS**

V<sub>IN</sub>=12V, T<sub>J</sub>=-40°C~125°C, typical values are tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNI
Power Supply	and Output					
Vin	Operating input voltage		3.1		50	V
VIN_UVLO	Input UVLO Hysteresis	V <sub>IN</sub> rising		2.8 160		V mV
Isd	Shutdown current	V <sub>FA/SYCN/SD</sub> =5V or V <sub>UVLO_EN</sub> =0		3.9	8	uA
lα	Quiescent current from VIN	no load, no switching, V <sub>FB</sub> =2V		415		uA
Isupply <sup>(1)</sup>	Supply Current	R <sub>FA/SYNC/SD</sub> =47.5kΩ, switching, no load and without external MOSFET		2		mA
VCC Power						
Vcc	Internal linear regulator	VIN>7V		6.1		V
Vcc_uvlo				2.85		V
VCC_uvlo_hys				75		mV
IVcc	VCC Sourcing current limit		20	70		mA
UVLO/EN						
Vuvlosen	Under voltage Lockout reference voltage	V <sub>UVLO</sub> ramping up	1.34	1.42	1.5	V
luvLo	UVLO source current		3	4.75	6.5	uA
Vuvlosd	UVLO shut down voltage	V <sub>UVLO</sub> ramping down	0.55	0.65	0.75	V
Reference and	Control Loop		<u>'</u>			
V <sub>REF</sub>	Reference voltage of FB		1.256	1.275	1.294	V
I <sub>FB</sub>	FB pin leakage current	V <sub>FB</sub> =1V			100	nA
G <sub>EA</sub>	Error amplifier trans-conductance	V <sub>COMP</sub> =1.5V	190	390	590	uS
I <sub>COMP_SRC</sub>	Error amplifier maximum source current	V <sub>FB</sub> =V <sub>REF</sub> -200mV, V <sub>COMP</sub> =1.5V	340	560	710	uA
ICOMP_SNK	Error amplifier maximum sink current	V <sub>FB</sub> =V <sub>REF</sub> +200mV, V <sub>COMP</sub> =1.5V	-150	-95	-40	uA
V <sub>СОМР_Н</sub>	COMP high clamp	V <sub>FB</sub> =0.8V	1.9	2.55	3.2	٧
V <sub>COMP_L</sub>	COMP low clamp	V <sub>FB</sub> =1.7V	0.4	0.88	1.2	V
Gate Driver			•			
R <sub>DSON_TOP</sub>	Driver switch on resistance(top)	I <sub>DR</sub> =0.1A		3		Ω
RDSON_LOW	Driver switch on resistance(bottom)	I <sub>DR</sub> =0.1A		2		Ω
Current Sense						
Vsense	Current sense threshold		120	146	170	mV
V <sub>SL</sub> <sup>(2)</sup>	Internal compensation Ramp voltage			90		mV



4 For more information <a href="www.silicontent.com">www.silicontent.com</a> © 2025 Silicon Content Technology Co., Ltd. All Rights Reserved Product Folder Links: SCT81624Q

# **ELECTRICAL CHARACTERISTICS (continued)**

V<sub>IN</sub>=12V, T<sub>J</sub>=-40°C~125°C, typical values are tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Soft start			•			•
Tss	Soft-start Time			14		ms
Switching Free	quency					
Fsw	Switching frequency	R <sub>FA/SYNC/SD</sub> =47.5kΩ	345	400	455	kHz
Vsyn_hi	Threshold for Synchronization on FA/SYNC/SD pin	Synchronization voltage rising		1.27	1.45	V
Vsyn_lo		Synchronization voltage falling	0.58	0.68		٧
D <sub>MAX</sub>	Maximum Duty Cycle	R <sub>FA/SYNC/SD</sub> =47.5kΩ	85	91		%
t <sub>ON_MIN</sub>	Minimum on-time	Fsw=400kHz		250		ns
V <sub>SD_HI</sub>	Shutdown signal threshold on FA/SYNC/SD pin	Shutdown voltage rising		1.27	1.45	٧
V <sub>SD_LO</sub>		Shutdown voltage falling	0.57	0.68		V
I <sub>SD_LKG</sub>	FA/SYNC/SD pin Leakage	V <sub>SD</sub> =5V			1	uA
Protection						
V <sub>OVTH</sub> (3)	FB overvoltage threshold	FB rising	25	85	135	mV
VOVIH.	1 D overvoitage timesmore	Hysteresis	30	80	130	mV
T <sub>SD</sub> <sup>(1)</sup>	Thermal shutdown threshold	T <sub>J</sub> rising		165		°C
I SDV	Hysteresis			25		°C

<sup>(1)</sup> Guaranteed by design and bench, not tested in production.



<sup>(2)</sup> Guaranteed by design, not tested in production.

<sup>(3)</sup> The overvoltage protection is specified with respect to the feedback voltage. This is because the overvoltage protection tracks the feedback voltage. The overvoltage threshold can be calculated by adding the feedback voltage (V<sub>FB</sub>) to the overvoltage protection specification.

## TYPICAL CHARACTERISTICS




Figure 1. I<sub>SD</sub> vs. Input Voltage




Figure 2.  $I_Q$  vs. Input Voltage




Figure 3. Switching Frequency vs. RT




Figure 4. Switching Frequency vs. Temperature




Figure 5. Efficiency vs. Load Current, Boost,  $V_{\text{OUT}}$ =12V




Figure 6. Efficiency vs. Load Current, SEPIC, Vout=12V



Product Folder Links: SCT81624Q

## TYPICAL CHARACTERISTICS




Figure 7. Current Sense Threshold vs. Input Voltage




Figure 8. DR Volage vs. Input Voltage




Figure 9. COMP Source Current vs. Temperature




Figure 10. COMP Sink Current vs. Temperature




Figure 11. DR Resistance vs. Temperature




Figure 12. Shutdown Threshold Hysteresis vs. Temperature



## **FUNCTIONAL BLOCK DIAGRAM**




Figure 13. Functional Block Diagram



Product Folder Links: SCT81624Q

#### **OPERATION**

#### Overview

The SCT81624Q device is a wide input range, non-synchronous boost controller that uses peak-current-mode control. The device can be used in boost, SEPIC, and flyback topologies.

In a typical application circuit, the peak current through the external MOSFET is sensed through an external sense resistor. The voltage across this resistor is fed into the ISNS pin. This voltage is fed into the positive input of the PWM comparator. The output voltage is also sensed through an external feedback resistor divider network and fed into the error amplifier negative input. The output of the error amplifier (COMP pin) is added to the slope compensation ramp and fed into the negative input of the PWM comparator. At the start of any switching cycle, the oscillator sets the RS latch using the switch logic block. This forces a high signal on the DR pin (gate of the external MOSFET) and the external MOSFET turns on. When the voltage on the positive input of the PWM comparator exceeds the negative input, the RS latch is reset and the external MOSFET turns off. The voltage sensed across the sense resistor generally contains spurious noise spikes. These spikes can force the PWM comparator to reset the RS latch prematurely. To prevent these spikes from resetting the latch, a blank-out circuit inside the IC prevents the PWM comparator from resetting the latch for a short duration after the latch is set. This duration is called the blanking interval and is specified as minimum on-time in the Electrical Characteristics section. Under extremely light-load or no-load conditions, the energy delivered to the output capacitor when the external MOSFET in on during the blanking interval is more than what is delivered to the load. An over-voltage comparator inside the SCT81624Q prevents the output voltage from rising under these conditions. The over-voltage comparator senses the feedback (FB pin) voltage and resets the RS latch. The latch remains in reset state until the output decays to the nominal value.

The SCT81624Q works at Pulse skip mode to further increase the efficiency in light load condition.

The quiescent current of SCT81624Q is 415uA typical under no-load condition and no switching. Disabling the device, the typical supply shutdown current on VIN pin is 3.9µA.

## **Overvoltage Protection**

The SCT81624Q has over voltage protection (OVP) for the output voltage. OVP is sensed at the feedback pin (FB). If at any time the voltage at the feedback pin rises to 1.36V (typ.), OVP is triggered. OVP will cause the DR pin to go low, forcing the power MOSFET off. With the MOSFET off, the output voltage will drop. The SCT81624Q begins switching again when the feedback voltage reaches 1.28V (typ.).

## **Bias Voltage**

The internal bias of the SCT81621Q comes from either the internal bias voltage generator or directly from the voltage at the VIN pin. At input voltages lower than 6 V the internal IC bias is the input voltage and at voltages above 6 V the internal bias voltage generator of the SCT81621Q provides the bias. The gate-driver supply voltage VCC requires an external bypass capacitor. Recommend VCC capacitance is  $1\mu F$ , do not place capacitance exceeding  $2.2\mu F$ . Do not bias the VCC pin by an external voltage source.

## **Slope Compensation Ramp**

The SCT81624Q uses a current mode control scheme. The main advantages of current mode control are inherent cycle-by-cycle current limit for the switch and simpler control loop characteristics. However, current mode control has a Sub-harmonic Oscillation when duty cycle is greater than 50%. To prevent the Sub-harmonic oscillations, a compensation ramp is added to the control signal.






Figure 14. Sub-Harmonic Oscillation for D>0.5 and Compensation Ramp to Avoid Sub-Harmonic Oscillation

The current mode control scheme samples the inductor current, IL, and compares the sampled signal,  $V_{\text{samp}}$ , to a internally generated control signal, Vc. The current sense resistor,  $R_{\text{SEN}}$ , as shown in Figure 15 converts the sampled inductor current, IL, to the voltage signal,  $V_{\text{samp}}$ , that is proportional to IL such that:

$$V_{samp} = I_L * R_{SEN}$$
 (1)

Figure 14 illustrate the theory why Sub-Harmonic Oscillation happen. The rising and falling slopes, M1 and -M2 respectively, of  $V_{samp}$  are also proportional to the inductor current rising and falling slopes, Mon and -Moff respectively. Where Mon is the inductor slope during the switch on-time and -Moff is the inductor slope during the switch off-time and are related to M1 and -M2 by:

$$M_1 = M_{on} * R_{SEN}$$
 (2)

$$-M_2 = -M_{off} * R_{SEN} \tag{3}$$

For the boost topology:

$$M_1 = M_{on} * R_{SEN} = Vin * R_{SEN} / L$$
 (4)

$$M_2 = M_{off} * R_{SEN} = (Vout - Vin) * R_{SEN} / L$$

$$(5)$$

In Figure 14, a small increase in the load current causes the sampled signal to increase by  $\Delta V_{samp0}$ . The effect of this load change,  $\Delta V_{samp1}$ , at the end of the first switching cycle is

$$\Delta V_{samp1} = -(\frac{M_2 - M_c}{M_1 + M_c}) * \Delta V_{samp0}$$
(6)

So, When No compensation ramp signal is added, which Mc is zero, then:

$$\Delta V_{samp1} = -(\frac{M_2}{M_1}) * \Delta V_{samp0} = -(\frac{D}{1-D}) * \Delta V_{samp0}$$
(7)

When D > 0.5,  $\Delta V_{\text{samp1}}$  will be greater than  $\Delta V_{\text{samp0}}$ . In other words, the disturbance is divergent. So a very small perturbation in the load will cause the disturbance to increase.

After a compensation ramp is added to the control signal. To ensure that the perturbed signal converges we must maintain:

$$\left| -\left(\frac{M_2 - M_c}{M_1 + M_c}\right) \right|_{<1} \tag{8}$$



10 For more information <a href="www.silicontent.com">www.silicontent.com</a> © 2025 Silicon Content Technology Co., Ltd. All Rights Reserved

The compensation ramp has been added internally in the SCT81624Q. The slope of this compensation ramp has been selected to satisfy most applications, and its value depends on the switching frequency. This slope can be calculated using the formula:

$$M_c = V_{SL} * F_s \tag{9}$$

 $V_{\text{SL}}$  is the amplitude of the internal compensation ramp and  $F_{\text{S}}$  is the controller's switching frequency.

For more flexibility, slope compensation can be increased by adding one external resistor, R<sub>SL</sub>, in the ISEN's path. Figure 15 shows the setup. The externally generated slope compensation is then added to the internal slope compensation of the SCT81624Q. When using external slope compensation, the formula for Mc becomes:

$$M_{c} = (V_{SL} + K * R_{SL}) * F_{s}$$
(10)

A typical value for factor K is 40 µA.




Figure 15. External RSL to increase slope compensation

## **Adjustable Peak Current Limit**

The device provides cycle-by-cycle peak current limit protection that turns off the MOSFET when the sum of the inductor current and the programmable slope compensation ramp reaches the current limit threshold. Peak inductor current limit (IPEAK-CL) in steady state is calculated as shown in:

$$I_{PEAK\_CL} = \frac{V_{SENSE} - 40uA \times R_{SL} \times D}{R_{SNS}}$$
(11)

Where

- V<sub>SENSE</sub> is ISEN pin limiting voltage (Typ. =146.5mV)
- I<sub>PEAK-CL</sub> is the inductor peak current limit
- R<sub>SL</sub> is Slope compensation resistor
- D is Duty cycle
- R<sub>SNS</sub> is the Inductance peak current detection resistance

When overload happens, the converter cannot provide output current to satisfy loading requirement. The inductor current is clamped at over current limitation. Thus, the output voltage drops below regulated voltage with FB voltage less than internal reference voltage continuously. The internal COMP voltage ramps up to high.

Because D can be variable under different Vin, IPEAK-CL is not stable under different Vin when using external slope compensation resistor. So for an accurate peak current limit operation over the input supply voltage, SCT recommends using only the fixed slope compensation.



#### **Output Voltage**

The output voltage is set by an external resistor divider RFBT and RFBB in typical application schematic. A minimum current of typical 20uA flowing through feedback resistor divider gives good accuracy and noise covering. The value of RFBT can be calculated by Equation 12.

$$R_{FBT} = \frac{V_{OUT} - V_{REF}}{V_{REF}} \times R_{FBB}$$
 (12)

where:

V<sub>REF</sub> is the feedback reference voltage, typical 1.275V

## Frequency Adjust/Shutdown/ Synchronization

The switching frequency of the SCT81624Q can be adjusted between 100 kHz and 2.2 MHz using a single external resistor. This resistor must be connected between the FA/SYNC/SD pin and ground. Equation 13 can be used to estimate the frequency adjust resistor.

$$R_{FA}(K\Omega) = \frac{19700}{fsw(kHz)} - 1.177$$
(13)

The SCT81624Q can also be synchronized to an external clock. The external clock must be connected between the FA/SYNC/SD pin and ground, as shown in Figure 16. The frequency adjust resistor may remain connected while synchronizing a signal, therefore if there is a loss of signal, the switching frequency will be set by the frequency adjust resistor.

The FA/SYNC/SD pin also functions as a shutdown pin. If a high signal (>1.27V) appears on the FA/SYNC/SD pin over  $30\mu$ S, the SCT81624Q stops switching and goes into a low current mode. The total supply current of the IC reduces to  $3.9 \mu$ A, typically, under these conditions.

Figure 18 and Figure 19 show an implementation of a shutdown function when operating in frequency adjust mode and synchronization mode, respectively. In frequency adjust mode, connecting the FA/SYNC/SD pin to ground forces the clock to run at a certain frequency. Pulling this pin high shuts down the IC. In frequency adjust or synchronization mode, a high signal for more than 30 µs shuts down the IC.




Figure16. Frequency Adjust




Figure 17. Frequency Sync






Figure 18. Shutdown operation in Frequency Adjust Mode




Figure 19. Shutdown operation in Frequency Synchronization Mode

## **Enable and Under Voltage Lockout Threshold**

The external UVLO resistor divider must be designed so that the voltage at the UVLO pin is greater than 1.42 V typical) when the input voltage is in the desired operating range. The values of R1 and R2 can be calculated as shown in Equation 14 and Equation 15.

$$R1 = \frac{V_{IN(ON)} - V_{IN(OFF)}}{I_{UVLO}}$$
(14)

where

- V<sub>IN(ON)</sub> is the desired start-up voltage of the converter
- V<sub>IN(OFF)</sub> is the desired turnoff voltage of the converter.

$$R2 = R1*\frac{V_{UVLOEN}}{V_{IN(ON)} - V_{UVLOEN}}$$
(15)




Figure 20. System UVLO Resistor Divider



## APPLICATION INFORMATION

## **Typical Application (Boost)**




Figure 21. Application Schematic, 3V to 11V, 2A Boost Regulator at 400kHz

**Design Parameters** 

Design Parameters	Example Value
Input Voltage	5V Normal 3V to 11V
Output Voltage	12V
Maximum Output Current	3A
Switching Frequency	400 KHz
Output voltage ripple (peak to peak)	75mV (Load=2A)



## **Inductor Selection (Boost)**

The performance of inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency. The inductor value, DC resistance, and saturation current influences both efficiency and the magnitude of the output voltage ripple. Larger inductance value reduces inductor current ripple and therefore leads to lower output voltage ripple. For a fixed DC resistance, a larger value inductor yields higher efficiency via reduced RMS and core losses. However, a larger inductor within a given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage.

Inductor values can have ±20% or even ±50% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, choose its rated current especially the saturation current larger than its peak current during the operation.

To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, maxim load current and minimum switching frequency of the application, while considering the inductance with -30% tolerance and low-power conversion efficiency.

For a boot converter, calculate the inductor DC current as in Equation 16

$$I_{LDC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta} \tag{16}$$

Where

- V<sub>OUT</sub> is the output voltage of the boost converter
- I<sub>OUT</sub> is the output current of the boost converter
- V<sub>IN</sub> is the input voltage of the boost converter
- n is the power conversion efficiency

Calculate the inductor current peak-to-peak ripple, ILPP, as in Equation 17.

$$I_{LPP} = \frac{1}{L \times (\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}) \times f_{SW}}$$
(17)

Where

- ILPP is the inductor peak-to-peak current
- L is the inductance of inductor
- fsw is the switching frequency
- Vout is the output voltage
- V<sub>IN</sub> is the input voltage

Therefore, the peak switching current of inductor, ILPEAK, is calculated as in Equation 18

$$I_{LPEAK} = I_{LDC} + \frac{I_{LPP}}{2} \tag{18}$$

Set the current limit of the SCT81624Q higher than the peak current I<sub>LPEAK</sub> and select the inductor with the saturation current higher than the current limit.

## **Input Capacitor Selection**

Due to the presence of an inductor at the input of a boost converter, the input current waveform is continuous. The inductor ensures that the input capacitor sees fairly low ripple currents. However, as the input capacitor gets smaller, the input ripple goes up. The RMS current in the input capacitor is given using Equation 19.

$$I_{CIN(RMS)} = \frac{(V_{OUT} - V_{IN}) \times V_{IN}}{\sqrt{12} \times V_{OUT} \times L \times fsw}$$
(19)



## SCT81624Q

The input capacitor should be capable of handling the RMS current. Although the input capacitor is not as critical in a boost application, low values can cause impedance interactions. Therefore, a good quality capacitor should be chosen in the range of 10  $\mu$ F to 40  $\mu$ F. If a value lower than 10  $\mu$ F is used, then problems with impedance interactions or switching noise can affect the SCT81624Q. To improve performance, especially with Vin below 8 volts, it is recommended to use a 2.2 Ohm resistor at the input to provide an RC filter. The resistor is placed in series with the VIN pin with only a bypass capacitor attached to the VIN pin directly. A 0.1- $\mu$ F or 1- $\mu$ F ceramic capacitor is necessary in this configuration. The bulk input capacitor and inductor will connect on the other side of the resistor at the input power supply.

#### **Output Capacitor Selection**

For small output voltage ripple, choose a low-ESR output capacitor like a ceramic capacitor. Typically,  $3\sim4x~22\mu F$  ceramic output capacitors work for most applications. A  $0.1\mu F$  ceramic bypass capacitor is recommended to be placed as close as possible to the switch node. Higher capacitor values can be used to improve the load transient response. Due to a capacitor's derating under DC bias, the bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the equation 20 and 21 to calculate the minimum required effective capacitance,  $C_{OUT}$ .

$$V_{ripple\_C} = \frac{(V_{OUT} - V_{IN\_MIN}) \times I_{OUT}}{V_{OUT} \times f_{SW} \times C_{OUT}}$$
(20)

$$V_{ripple\_ESR} = I_{Lpeak} \times ESR \tag{21}$$

where

- V<sub>ripple\_C</sub> is output voltage ripple caused by charging and discharging of the output capacitor.
- V<sub>ripple\_ESR</sub> is output voltage ripple caused by ESR of the output capacitor.
- V<sub>IN MIN</sub> is the minimum input voltage of boost converter.
- V<sub>OUT</sub> is the output voltage.
- I<sub>OUT</sub> is the output current.
- I<sub>Lpeak</sub> is the peak current of the inductor.
- *f*<sub>SW</sub> is the converter switching frequency.
- ESR is the ESR resistance of the output capacitors.

#### **Power MOSFET Selection**

The following parameters should be taken into consideration for MOSFET: the on-resistance  $R_{DS\_ON}$ , the minimum gate threshold voltage  $V_{TH\_MIN}$ , the total gate charge  $Q_g$ , the reverse transfer capacitance  $C_{RSS}$ , and the maximum drain to source voltage  $V_{Q\_MAX}$ . The peak switching voltage between drain to source in a Boost is given by

$$V_{SW-PEAK} = V_{IN} + V_D \tag{22}$$

Then the  $V_{Q MAX}$  of power MOSFET should be greater than the peak switching voltage.

The peak switching current flowing through the MOSFET is given by:

$$I_{\underline{Q}\_PEAK} = I_{LPEAK} \tag{23}$$

The RMS current through the MOSFET is calculated by:

$$I_{Q_{-RMS}} = \sqrt{(I_{LDC}^2 + \frac{I_{LPP}}{12}) * D}$$
 (24)

Then power dissipation in MOSFET can be estimated by:

$$P_{DIS} = I_{Q\_RMS}^2 \times R_{DS\_ON} \times D_{MAX} + \left(V_O + V_{IN\_MIN}\right) \times I_{Q\_PEAK} \times \frac{Q_g \times f_{SW}}{I_G}$$

$$(25)$$



16 For more information <a href="www.silicontent.com">www.silicontent.com</a> © 2025 Silicon Content Technology Co., Ltd. All Rights Reserved

#### Where

• *I*<sub>G</sub> is the gate drive current.

The total power dissipation of MOSFET includes conduction loss as shown in the first term and switching loss as shown in the second term. The total power dissipation should be within package thermal ratings.

#### **Output Diode Selection**

Observation of the boost converter circuit shows that the average current through the diode is the average load current, and the peak current through the diode is the peak current through the inductor. The diode should be rated to handle more than its peak current. The peak diode current can be calculated using Equation 26.


$$I_{D(PEAK)} = \frac{I_{OUT}}{(1-D)} + \Delta I_L$$
(26)

Thermally the diode must be able to handle the maximum average current delivered to the output. The peak reverse voltage for boost converters is equal to the regulated output voltage. The diode must be capable of handling this voltage. To improve efficiency, a low forward drop schottky diode is recommended.



## **Application Waveforms**

Vin=5V, Vout=12V, unless otherwise noted








Figure 26. Steady-state (Iload=2A)

## **APPLICATION INFORMATION**

## Typical Application(Sepic)




Figure 28. Application Schematic, 5V to 50V, 2A Sepic Regulator at 400kHz

**Design Parameters** 

Design Parameters	Example Value
Input Voltage	24V Normal 5V to 50V
Output Voltage	12V
Maximum Output Current	2A
Switching Frequency	400 KHz
Output voltage ripple (peak to peak)	75mV (Load=2A)



#### **Inductor Selection (Sepic)**

A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately 20% to 40% of the maximum input current at the minimum input voltage. The current ripple flowing in inductors L1 and L2 is given by:

$$\Delta I_{L1} = I_{IN} \times 40\% = I_O \times \frac{V_O}{V_{IN-MIN}} \times 40\%$$
 (27)

$$\Delta I_{L2} = I_O \times 40\% = I_O \times 40\% \tag{28}$$

Normally we can select equal value for the inductors L1 and L2, derived as:

$$L_1 = L_2 = L = \frac{V_{IN\_MIN}}{\Delta I_I \times f_{SW}} \times D_{MAX}$$
(29)

Where

f<sub>SW</sub> is the switching frequency.

Note that the saturation current of inductors should be greater than peak current flowing in inductors, given by:

$$I_{L1\_PEAK} = I_{IN} + \frac{\Delta I_L}{2} = I_O \times \frac{V_O}{V_{IN\_MIN}} \times (1 + \frac{40\%}{2})$$
(30)

$$I_{L2\_PEAK} = I_O + \frac{\Delta I_L}{2} = I_O \times (1 + \frac{40\%}{2})$$
(31)

If L1 and L2 are wound in same core as a coupled inductor, the inductance required will be half due to the mutual induction, calculated by:

$$L_{1} = L_{2} = \frac{L}{2} = \frac{V_{IN\_MIN}}{2 \times \Delta I_{L} \times f_{SW}} \times D_{MAX}$$
(32)

#### **Power MOSFET Selection**

The following parameters should be taken into consideration for MOSFET: the on-resistance  $R_{DS\_ON}$ , the minimum gate threshold voltage  $V_{TH\_MIN}$ , the total gate charge  $Q_g$ , the reverse transfer capacitance  $C_{RSS}$ , and the maximum drain to source voltage  $V_{Q\_MAX}$ . The peak switching voltage between drain to source in a SEPIC is given by:

$$V_{SW PEAK} = V_{IN} + V_O + V_D {33}$$

Then the VQ\_MAX of power MOSFET should be greater than the peak switching voltage.

The peak switching current flowing through the MOSFET is given by:

$$I_{Q\_PEAK} = I_{L1\_PEAK} + I_{L2\_PEAK}$$
 (34)

The RMS current through the MOSFET I s calculated by:

$$I_{Q\_RMS} = I_O \times \sqrt{\frac{\left(V_O + V_{IN\_MIN} + V_D\right) \times \left(V_O + V_D\right)}{V_{IN\_MIN}^2}}$$
(35)

Then power dissipation in MOSFET can be estimated by:

$$P_{DIS} = I_{Q\_RMS}^2 \times R_{DS\_ON} \times D_{MAX} + \left(V_O + V_{IN\_MIN}\right) \times I_{Q\_PEAK} \times \frac{Q_g \times f_{SW}}{I_G}$$

$$\tag{36}$$

Where

 $I_{\rm G}$  is the gate drive current.

The total power dissipation of MOSFET includes conduction loss as shown in the first term and switching loss as shown in the second term. The total power dissipation should be within package thermal ratings.



## **Output Diode Selection**

The diode at the output side must withstand the reverse voltage when the MOSFET is turned-on. The peak reverse voltage is given by:

$$V_{D\_PEAK} = V_{IN\_MAX} + V_{O\_MAX} \tag{37}$$

The diode should also be capable to flow switch peak current IQ PEAK.

The power dissipation of the diode is equal to the forward voltage drop multiplies output current. Schottky diodes are recommended here to minimize the power loss.

#### **Coupling Capacitor Selection**

For ceramic capacitors with low-ESR, the peak to peak voltage ripple on coupling capacitor is estimated by:

$$\Delta V_{CS} = \frac{I_O \times D_{MAX}}{C_S \times f_{SW}} \tag{38}$$

The maximum voltage across the coupling capacitor is maximum input voltage. The voltage rating of the coupling capacitor must be greater than it.

The RMS current of coupling capacitor is given by:

$$I_{CS\_RMS} = I_O \times \sqrt{\frac{V_O + V_D}{V_{IN\_MIN}}}$$
(39)

There is a large RMS current through coupling capacitor relative to output power. Ensure the coupling capacitor can withstand it with good heat generation to have proper thermal performance.

#### **Input Capacitor Selection**

The SEPIC has an inductor at input side thus the input current is continuous and triangular. The RMS current flowing through the input capacitor is given by:

$$I_{IN\_RMS} = \frac{\Delta I_{L1}}{\sqrt{12}} \tag{40}$$

Since input current ripple is relative low, the capacitance would be not too critical. While 100 µF in total or higher value is strongly recommended in order to provide stable input supply.

## **Output Capacitor Selection**

Similar to boost converter, the SEPIC output capacitor suffers large current ripple. The capacitance must be enough to provide the load current. The maximum voltage ripple in the output capacitor is:

$$\Delta V_{OUT} = \frac{I_O \times D_{MAX}}{C_{OUT} \times f_{SW}} + ESR \times \left(I_{L1\_PEAK} + I_{L2\_PEAK}\right) \tag{41}$$

Assuming ceramic capacitors are used here and ESR can be ignored, the output capacitor is given by:

$$C_{OUT} \ge \frac{I_O \times D_{MAX}}{\Delta V_{OUT} \times f_{SW}} \tag{42}$$

The output capacitor must have an enough RMS current rating to handle the maximum RMS current in the output capacitor, calculated by:

$$I_{COUT\_RMS} = I_O \times \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}}$$
(43)







Figure 29. Output Voltage Ripple



## **Application Waveforms**

Vin=5V, Vout=12V, unless otherwise noted



Tek 体上

Vin

SW


SW

11

12 20 0 V V 2 10.0 V V 110.0ms 100M次/秒 11 V 13 00.0 % 10M 均 14.4 V 14.4 V

Figure 30. Power up(Iload=2A)

Figure 31. Power down(Iload=2A)







Figure 32. Shutdown entry

Figure 33. Shutdown remove






Figure 34. LoadTrans (Iload=0.5A-1.5A)

Figure 35. steady-state (Iload=2A)



## **Layout Guideline**






Figure 36. BOOST PCB Layout



Product Folder Links: SCT81624Q


## **PACKAGE INFORMATION**





## **TOP VIEW**


**BOTTOM VIEW** 





## **FRONT VIEW**

**SIDE VIEW** 




## **NOTE:**

1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH.
PROTRUSION OR GATE BURR.
3) DRAWING MEETS JEDEC MO-187, VARIATION BA.
4) DRAWING IS NOT TO SCALE.


## **RECOMMENDED LAND PATTERN**



## TAPE AND REEL INFORMATION



PRODUCT SPECIFICATIONS							
TYPE WIDTH	TYPE WIDTH ØA ØN W1(+20) W2(Max) W3(Max)						
12MM	330±2.0	100±1.0	12.4	18.4	11.9/15.4		





NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.

